AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Podręcznik Użytkownika Strona 285
- Strona / 288
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
How to Contact Altera Info–3
December 2013 Altera Corporation Cyclone V Hard IP for PCI Express
User Guide
How to Contact Altera
To locate the most up-to-date information about Altera products, refer to the following table.
November 2012 12.1
■ Added support for Root Ports when using the Avalon-MM Hard IP for PCI Express.
■ Add support for multiple MSI and MSI-X messages Avalon-MM Hard IP for PCI Express.
■ Corrected value of AC coupling capacitor in Table 18–1 on page 18–2. The correct value
is 0.1 uF.
■ Revised Qsys example design to include a separately instantiated Transceiver
Reconfiguration Controller IP Core and a software driver to program the Transceiver
Reconfiguration Controller.
June 2012 12.01
■ Added Chapter 18, Testbench and Design Example.
■ Updated Getting started chapters to include steps to simulate using the Root Port and
Endpoint BFMs described in the Testbench and Design Example chapter.
■ Added Avalon-MM interface support with full-featured and completer-only variants.
■ Added support for VHDL simulation.
■ Added support for dynamic reconfiguration of transceiver settings.
■ Added support for legacy interrupts.
■ Added
txswing
and
txmargin[2:0]
to the PIPE interface. This interface is available
for simulation only.
■ Removed
derr_cor_ext_rcv1
signal which is not used.
■ Removed
currentspeed[1:0]
and
dlup
signals from reset and status interface.
■ Corrected definition of flow control protocol error.
■ Corrected definition of
cpl_err[2]
. This signal only applies to non-posted requests.
■ Updated definition of
app_msi_req
to include the fact that in Root Port mode, the
header bit[127] of
rx_st_data
is set to 1 to indicate that the TLP being forwarded to
the Application Layer was generated in response to an assertion of the
app_msi_request
pin; otherwise, bit[127] is set to 0.
■ Removed
dlup
signal. Only
dlup_exit
is necessary.
■ Added
tl_app_int_sts_vec[7:0]
which replaces
app_inta–app_intd
signals.
■ Corrected explanation of Type 0 and Type 1 Configuration Space TLPs in Root Port
mode in Chapter 13, Flow Control.
■ Corrected size of RX buffer. It is 6 KBytes.
■ Removed fixedclk_locked signal.
■ Changed frequency range for Transceiver Reconfiguration Controller IP Core clock from
90–100 MHz to 100–125 MHz.
■ Corrected definitions of Avalon-MM to PCI Express interrupt registers in Table 8–25 on
page 8–12 and Table 8–26 on page 8–13.
November 2011 11.1 First release.
Contact
(1)
Contact Method Address
Technical support Website www.altera.com/support
Date Version Changes Made SPR
- User Guide 1
- Contents 3
- Chapter 7. IP Core Interfaces 4
- Chapter 9. Reset and Clocks 5
- Chapter 18. Debugging 8
- 1. Datasheet 9
- 1–2 Chapter 1: Datasheet 10
- Features 10
- Notes to Table 1–2: 11
- Release Information 12
- Device Family Support 12
- Configurations 12
- Debug Features 13
- IP Core Verification 14
- Recommended Speed Grades 15
- 1–8 Chapter 1: Datasheet 16
- Hard IP for PCI Express 17
- Qsys Design Flow 25
- Generating the Testbench 26
- Simulating the Example Design 27
- Modifying the Example Design 34
- Running Qsys 36
- Table 3–5 38
- On Chip r 40
- Direct BFM’s shared memory 47
- {*reconfig_xcvr_clk*} 50
- Compiling the Design 51
- Programming a Device 51
- System Settings 54
- Port Functions 55
- Error Reporting 57
- 31 19 18 17 16 15 14 58
- Power Management 59
- Legacy Interrupt 63
- Base Address Registers 66
- PCI Express/PCI Capabilities 67
- Header 68
- 6. IP Core Architecture 75
- Avalon-ST Interface 77
- RX Datapath 77
- TX Datapath 77
- Altera FPGA 77
- Clocks and Reset 78
- Interrupts 79
- Transaction Layer 79
- Protocol Layers 80
- Configuration Space 81
- Data Link Layer 81
- Figure 6–4. Data Link Layer 82
- Physical Layer 83
- Figure 6–5. Physical Layer 84
- Multi-Function Support 86
- PCI Express Avalon-MM Bridge 86
- Avalon-MM Bridge TLPs 88
- Figure 6–9. Poor Address Map 93
- RX Block 97
- Avalon-MM RX Master Block 97
- TX Block 98
- Interrupt Handler Block 98
- 7. IP Core Interfaces 99
- Note to Table 7–1: 100
- RX Port 102
- Avalon-ST RX Interface 104
- Note to Figure 7–8: 109
- Avalon-ST TX Interface 114
- Note to Table 7–4: 117
- ECRC Forwarding 122
- Clock Signals 122
- Reset Signals 123
- and the LTSSM L0 state 125
- ECC Error Signals 126
- Interrupts for Endpoints 126
- Interrupts for Root Ports 127
- Completion Side Band Signals 127
- Specification, Rev. 2.1 129
- D E F 0 1 2 3 132
- Notes to Table 7–12: 133
- LMI Signals 137
- LMI Read Operation 138
- LMI Write Operation 138
- Power Management Signals 139
- (Full-Featured Qsys) 141
- Completer-Only Single DWord 142
- RX Avalon-MM Master Signals 144
- Transceiver Reconfiguration 146
- Serial Interface Signals 146
- PIPE Interface Signals 150
- Test Signals 153
- Notes to Table 7–26: 154
- 8. Register Descriptions 155
- Note to Table 8–2: 156
- Note to Table 8–3: 157
- Note to Table 8–4: 157
- Note to Table 8–5: 157
- Note to Table 8–6: 158
- Note to Table 8–7: 158
- Note to Table 8–8: 159
- s and wait 162
- PCI Express Mailbox Registers 167
- Note to Table 8–30: 168
- Root Port TLP Data Registers 170
- Sending a TLP 173
- Receiving a Completion TLP 173
- Endpoints 174
- Avalon-MM Mailbox Registers 175
- Spec 2.1 176
- 9. Reset and Clocks 181
- Example Design 182
- 127 cycles 184
- 300 PPM 185
- Transceiver Clock Signals 186
- Supported Message Types 189
- Notes to Table 10–1: 191
- Receive Buffer Reordering 192
- Notes to Table 10–2: 193
- MSI Interrupts 195
- 11–2 Chapter 11: Interrupts 196
- Note to Figure 11–4: 197
- Legacy Interrupts 198
- Application Layer 199
- 11–6 Chapter 11: Interrupts 200
- MSI/MSI-X Support 201
- Qsys System 202
- 12. Optional Features 203
- ECRC on the RX Path 204
- ECRC on the TX Path 205
- 13. Flow Control 207
- 13–2 Chapter 13: Flow Control 208
- Throughput of Posted Writes 208
- Chapter 13: Flow Control 13–3 209
- 13–4 Chapter 13: Flow Control 210
- 14. Error Handling 211
- Physical Layer Errors 212
- Data Link Layer Errors 212
- Transaction Layer Errors 213
- s limit 214
- Note to Table 14–4: 215
- Figure 15–2 218
- Core User Guide 219
- 16. SDC Timing Constraints 221
- Endpoint Testbench 224
- Root Port Testbench 225
- Chaining DMA Design Examples 226
- Root Complex 227
- Chaining DMA 227
- Hard IP for 227
- PCI Express 227
- Note to Table 17–2: 232
- Note to Table 17–4: 233
- Test Driver Module 236
- DMA Write Cycles 237
- DMA Read Cycles 239
- Root Port Design Example 240
- Root Port 241
- Variation 241
- (variation_name.v) 241
- Root Port BFM 242
- BFM Memory Map 244
- Figure 17–6 248
- BFM Read and Write Procedures 250
- BFM Procedures and Functions 251
- BFM Configuration Procedures 256
- Shared Memory Constants 257
- 18. Debugging 271
- 18–2 Chapter 18: Debugging 272
- Link Training 272
- Chapter 18: Debugging 18–3 273
- 18–4 Chapter 18: Debugging 274
- Chapter 18: Debugging 18–5 275
- Setting Up Simulation 276
- Chapter 18: Debugging 18–7 277
- Use Third-Party PCIe Analyzer 278
- BIOS Enumeration Issues 278
- Notes to Table A–7: 280
- Chapter : A–3 281
- Notes to Table A–16: 282
- Additional Information 283
- Info–2 Revision History 284
- How to Contact Altera 285
- Typographic Conventions 286
Powiązane produkty i podręczniki dla Telewizory i monitory AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE
(2 strony)© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.044 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji